



AS6031/40

How to Write Custom Firmware

AS6031/40 application note

Revision: 1

Release Date: 2021-11-26
Document Status: Production







Content Guide

| C | onten | nt Guide | 2 | | |
|---|-------------------------|-----------------------------|---|--|--|
| 1 | Introduction | | | | |
| 2 | Pro | eparation | 4 | | |
| | 2.1 | Project Files | | | |
| | 2.2 | Open the .asm Example | | | |
| | 2.3 | Assembler File Description | | | |
| 3 | Assembler Programming | | 6 | | |
| | 3.1 | Declaration | | | |
| | 3.2 | Initialization of AS6031/40 | | | |
| | 3.3 | Jump to Subroutine | | | |
| | 3.4 | Compile | | | |
| | 3.5 | Download to the Target | | | |
| 4 | Summary / Result | | | | |
| | | | | | |
| 5 | Copyrights & Disclaimer | | | | |
| 6 | Re | Revision information | | | |





1 Introduction

AS6031/40 is a system-on-chip solution for ultrasonic flow metering. Using its integrated CPU and code memory, AS6031/40 can be operated with a dedicated firmware for evaluation of results and operational control.

This application note describes how to write a customized firmware, using AS6031/40 without flow meter firmware.

Following the naming convention, the modified file should be saved with a different name such as A1.C1.00.YY, where C indicates it is an custom code.

Figure 1 shows the basic flow diagram of the main program.




Figure 1: Firmware Custom Code

For illustrative purposes, a very simple example is used:

It depends on AS6031/40 configuration (Autoconfig Release Code, Post Processing F, Post Processing T and CPU Request General Purpose Handling) whether the jump into subroutines will be executed and, for debugging purposes, different numbers of pulses at GPIO3 are sent.





2 Preparation

2.1 Project Files

Please do not make any changes in the system folder. Copy all the files into your private folder for making changes if needed.

- The assembler source file (in our example: AS6031_AS6040_A1.C1.00.01.asm).
- The compiled .hex-file that is downloaded into the chip (in our example: AS6031_AS6040_A1.C1.00.01.hex).
- The project file, including configuration, firmware data and other data. It is also downloaded into the chip (in our example: AS6031_AS6040_A1.C1.00.01_Template.ufc).
- h files are headers containing the register descriptions of the device. They are needed for successful compilation (typically those are AS6031_AS6040_User_FW.h, AS6031_AS6040_REG_A1.h, and AS6031_AS6040_ROM_A1_common.h).

2.2 Open the .asm Example

Launch UFC evaluation software and select Firmware menu.




Figure 2: Firmware Menu





2.3 Assembler File Description

- Open .asm file with any text editor and adjust date, file name, author and notes on changes
- Search for the section of the source code that is designated to custom code




Figure 3: Spots for Custom Code





3 Assembler Programming

3.1 Declaration

First, variables and constants should be declared. In our example, these are:

- DBG_COUNT_LOOP. Counts the passing in CPU Request Loop
- DBG_COUNT_PP_F. Counts the passing in Post Processing F
- DBG_COUNT_PP_T. Counts the passing in Post Processing T
- DBG_COUNT_GPH. Counts the passing in General Purpose Handling
- FW_VERSION stands for the complete version number, including 4 bytes (ROM version, FW type and version number, major and minor release number, build).

Figure 4: Parameter Declaration

After declaration we add a code snippet for the following actions:

- Increment the register at location (DBG_COUNT_LOOP).
- Jump once into MK_FWI_USER subroutine after the start to initialize AS6031/40 with needed details.
- Jump to subroutine (MK_PP_F, MK_PP_T, MK_GPH), according to the CPU Request flag.
- It is also possible to use your own flag register and check your own bit number accordingly.





```
;###### Start of CPU Request Loop
90
    MK_USER_FW:
92
       ramadr SHR CPU REQ
       skipBitC
                r, BNR_FWI, 1
                                ;-- Check Firmware Init Flag
93
                   MK_FWI_USER
94
          jsub
                                ;-- Jump to Firmware Init
95
96
       ramadr SHR_CPU_REQ
97
       skipBitC
               r, BNR_PP_F, 1
                                ;-- Check Firmware PP-F Flag
                                ;-- Jump to Postprocessing F
98
                   MK_PP_F
          jsub
99
       ramadr SHR_CPU_REQ
       skipBitC r, BNR_PP_T, 1
                                ;-- Check Firmware PP-T Flag
102
          jsub
                   MK_PP_T
                                ;-- Jump to Postprocessing T
103
104
       ramadr SHR_CPU_REQ
105
       skipBitC
               r, BNR GPH, 1
                                ;-- Check Firmware General Purpose Handling Flag
                                ;-- Jump to General Purpose Handling
106
107
       #ifdef DEBUGGING
108
109
         ; FOR DEBUGGING, ONLY
          ramadr DBG_COUNT_LOOP
112
       #endif
113
114
       goto
             MK_STOP
```

Figure 5: Custom Code 1

3.2 Initialization of AS6031/40

It is important to call of the subroutine MK_FWI_USER for initialization of the AS6031/40. Especially it is important to initialize the USER RAM cells to zero, to load the Ultrasonic Release Delay (USM_RLS_x) into the System Handling Register (SHR) and to clear the Firmware Init Flag.



```
233
    ;###### Firmware Init User Routines
    234
235 MK FWI USER:
      ; Requirements:
236
237
       ; CPU Request Firmware Initialization
238
       ; Triggered by bootloader sequence in ROM code,
       ; automatically cleared when CPU stops
239
240
       ; MANDATORY:
241
242
       ; Set Bootloader Release Code in Firmware Data (in FWD)
243
       ; 0x16B --> Autoconfig Release Code (in FWD) = 0xABCD7654
244
245
       ; FOR EXAMPLE (IF NEEDED)
       ; Initialization of USM_RLS_DLY_UP and USM_RLS_DLY_DOWN registers
246
247
       ramadr 0x102
                                   ; FWD cell t.b.d. by customer
248
       move
              x, r
249
       ramadr SHR USM RLS DLY U
       move
              r, x
       ramadr SHR USM RLS DLY D
251
252
       move
253
254
       #ifdef DEBUGGING
           ; FOR DEBUGGING, ONLY
256
          ramadr DBG_COUNT_LOOP
           clear r
          ramadr DBG_COUNT_PP_F
258
259
          clear r
260
           ramadr DBG_COUNT_PP_T
          clear r
           ramadr DBG COUNT GPH
262
263
           clear r
264
       #endif
265
266
       ; place your own code here !!!!!
267
       ; jsub ROM USER RAM INIT
                                      : Optional: Initialising all USER RAM cells to 0
269
270 jsubret
```

Figure 6: Initialization of AS6031/40

3.3 Jump to Subroutine

The subroutine does the following:

- Checks, whether a Post Processing F triggered the CPU
- If yes, Jump to MK_PP_F

```
96 ramadr SHR_CPU_REQ

97 skipBitC r, BNR_PP_F, 1 ;-- Check Firmware PP-F Flag

98 jsub MK_PP_F ;-- Jump to Postprocessing F
```

Figure 7: Subroutine

- Increase DBG_COUNT_PP_F what counts the passing in Post Processing F
- Send one pulse at GPIO3, with pulse width (10 ns), which corresponds to the time needed by DSP clock to set, clear the GPIO and jump into debug subroutine.
- Return to previous routine.





```
;###### Post Processing F
   :###### (after USM flow and amplitude measurement task)
119
121 MK_PP_F:
122
       ; Requirements:
123
       : Enables final post processing F
124
       ; 0x0C6 --> TS_PP_F_EN[15] != 1
125
126
       ; place your own code here !!!!!
127
128
       : FOR EXAMPLE
       ramadr SRR_FEP_STF
129
130
       skipBitS r, BNR_TOF_UPD, 1 ; Check if update for Ultrasonic Measurement
131
            jsub MK_FLOW_CALCULATION
       nop;
132
133
       skipBitS
                r, BNR_AM_UPD, 1
                                 ; Check if update for Amplitude Measurement
             jsub MK_AMPLITUDE_CALCULATION
134
135
136
                 r, BNR AMC UPD, 1
                                 ; Check if update for Amplitude Calibration Measurement
       nop; jsub MK_UPDATE_CALIBRATION
137
138
139
140
       ; Post Processing F
141
       #ifdef DEBUGGING
142
143
          ; FOR DEBUGGING, ONLY
144
          ramadr DBG_COUNT_PP_F
145
          incr r
             jsub MK_DBG_PULSE
146
147
       #endif
148
149
       ; CPU Request Post Processing F
150
       ; automatically cleared when CPU stops
151
152
153 jsubret
```

Figure 8: Subroutine

Note:

The usage is similar for both, Post Processing T (for debugging, two pulses) and Post Processing GPH (for debugging, three pulses).

3.4 Compile

- Select the Firmware menu, see Figure 2 and press [Compile Firmware] button.
- After pressing [Compile Firmware] button, the output 'Checksum FWD' column will be changed, if there is no error.

3.5 Download to the Target

Attention

Be sure that the AS6031/40 is idle.





- After compiling or import 'User Code' using .ufc file or .hex file.
- Import 'Data', using .ufc file or .dat file.
- Press [Download FW Code & Data] button.
- Press [Verify Firmware] button.




Figure 9: Import User Code




Figure 10: Import Data

- Select the Firmware menu, see Figure 2 and press [Download FW Data & Code] button.
- The [Verify Firmware] button updates 'Checksum Hardware' column.
- 'Checksum Hardware' column and 'Checksum FWD' column should show the same values. Especially the row 'Firmware Code User' and Firmware Data User'.








Figure 11: Verify Firmware

(Note: Shown data in Figure 11 may vary from your window, especially 'Firmware Data ScioSense' might be different.)





4 Summary / Result

4.1 Verify Code Executing Properly

Read registers (0x30..0x33) in the RAM memory, either by menu item ,RAM Memory' or by the 'CPU Values' window.




Figure 12: CPU Values window

Of course, monitoring the signal at GPIO3 is the final verification. In this example, the GPIO3 shows the jump into 'Post Processing F' subroutine and 'Post Processing General Purpose Handling' subroutine after TOF Cycle, then synchronous firmware interrupt (INTN).

See Figure 13 below, digital inputs are INTN and GPIO3, analog inputs show waveforms of TOF Cycle.







Figure 13: Pulse at GPIO3 after TOF Measurement Sequence





5 Copyrights & Disclaimer

Copyright ScioSense B.V High Tech Campus 10, 5656 AE Eindhoven, The Netherlands. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ScioSense B.V. are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ScioSense B.V. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ScioSense B.V. reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ScioSense B.V. for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ScioSense B.V. for each application. This product is provided by ScioSense B.V. "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ScioSense B.V. shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ScioSense B.V. rendering of technical or other services.

6 Revision information

Table 1: Revision history

| Revision | Date | Comment | Page |
|----------|------------|---------------|------|
| 1 | 26.11.2021 | First edition | All |

Note(s) and/or Footnote(s):

- 1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- 2. Correction of typographical errors is not explicitly mentioned.



Address: Sciosense B.V.

High Tech Campus 10 5656 AE Eindhoven The Netherlands

Contact: www.sciosense.com

info@sciosense.com